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JANTX1N5622
FOREWORD
I
This report is a summary of the work
performed on NASA Contract NAS9-31944. The
I investigation was conducted for the National
Aeronautics and Space Administration, George
C. Marshall Space Flight Center, Huntsville,
IAlabama. The Contracting Officer's Technical
Representative was Mr. F. Villella.
The short-term objective of this preliminary
I
study of transisters, diodes, and FETS is to
evaluate the reliability of these discrete
devices, from different manufacturers, when
subjected to power and temperature step
stress tests.
The long-term objective is to gain more
Iknowledge of accelerated stress testing for
use in future testing of discrete devices, as
I
well as to determine which type of stress
should be applied to a particular device or
Idesign.
I	 This report is divided as follows: descrip-
tion of tests, figures, tables, and appendix.
ii
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	1.0	 INTRODUCTION
DCA Reliability Laboratory, under Contract
NAS8-31944 for NASA/Marshall Space Flight Center,
has compiled data for the purpose of evaluating
the effect of power/temperature step stress when
applied to a variety of semiconductor devices.
This report covers the diode JANTX1N5622
manufactured by Semtech and Micro Semiconductor.
A total of 48 samples from each manufacturer was
submitted to the process outlined in Table 1. In
addition, two control sample units were maintained
for verification of the electrical parametric
testing.
	
2.0
	
TEST REQUIREMENTS
	
2.1
	
Electrical
All test samples were subjected to the electrical
tests outlined in Table 2 after completing the
prior power/temperature step stress point. These
tests were performed using the Fairchild Model 600
High-Speed Computer-Controlled Tester. Additional
bench testing was also required on the devices.
	
2.2	 Stress Circuit
The test circuit shown in Figure 1 was used to
power all the test devices during the power/temper-
ature stress conditions. The voltage was set by VF
and the current was varied in order to comply with
the specified power rating for the device. At
least one of the devices was subjected to maximum
rated power (MRP). All remaining devices were
1
or
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Isubjected to no less ;-han 90% of MRP. See Figure 1
for load resistance values and voltages.
I
	2.3	 Group I - Power Stress
IThirty-two units, 16 from each manufacturer, were
submitted to the Power Stress Process. The diodes
I
were stressed in 500-hour steps at 50, 100, 125,
150 and 175 percent of maximum rated power (MRP)
I for 2500 hours or until 50% or more of the devices
in a sample lot failed.* Electrical measurements
were performed on all specified electrical
parameters after each power step. See Ta-
ble 1.	 ('See Notes at end of text.)
I
	2.4
	
Group II - Temperature Stress I
Thirty-two units, 16 from each manufacturer, were
submitted to the Temperature Stress I Process.
Group II was subjected to 1600 hours of stress at
maximum rated power in increments of 160 hours.
The temperature was increased in steps of 25°C,
f commencing at 75°C and terminating at 300°C or
until 50% or more of the devices failed.* Electri-
cal measurements were performed on all specified
electrical parameters after each temperature step.
I
See Table 1.
	
2.5	 Group III - Temperature Stress II
Thirty-two units, 16 from each manufacturer, were
r	 submitted to the Temperature Stress II Process.
IGroup III was subjected to 112 hours of stress at
maximum rated power in increments of 16 hours. The
Itemperature was increased in steps of 25°C,
commencing at 150°C and terminating at 300°C or
I
until 50% or more of the devices in a sample lot
2
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I failed.* Electrical -measurements were performed
on all s pecified electrical parameters after. each
temperature step. See Table 1.
I	 3.0	 DISCUSSION OF TEST RESULTS
I
3.1	 Group I - Power Stress
3.1.1 Semtech. The Semtech sample lot completed 1250
hours of Group I Testing before it was stopped
because of seven catastrophic and one MIL-S-19500
failure. The first failures occurred 150 hours
into the 125% MRP step. Serial number 6418 failed
I due to excessive I  leakage. Serial number 6419
was removed as a MIL-S-19500 failure. The last
I
failures occurred 250 hours into thel25% MRP step.
Serial numbers 6413, 6415, 6410, 6417 and 6420
failed due to excessive I  leakage. Typical
characteristics of this sample lot's performance
were:
I 1) The mean value for IR changed 3.217mA
from an initial mean of 95.76nA to a final
mean of 3.217mA.
2) The mean value for VF changed 10.00mV
from an initial mean of 1.173V to a final
mean of 1.163V.
I	 The control units for this sample lot remained
constant throughout the entire Group I Testing.
i	 3.1.2	 Micro Semiconductor. The Micro Semiconductor
sample lot completed 1525 hours of Group I Testing
I before it was stopped with seven catastrophic
failures. At 150 hours into the 125% MRP step,
serial number 6446 was removed from testing. The
3
r
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1 .
first catastrophic fa i lure occurred 250 hours into
the 125% MRP step. Serial number 6444 failed due
to excessive I  leakage. The next failures
occurred 500 hours into the 125% MRP step. Serial
numbers 6443 and 6449 failed due to excessive I 
leakage. The next failures occurred 10 hours into
the 150% MRP step. Serial numbers 6445 and 6455
failed due to excessive I 	 leakage. The next
I failures occurred 25 hours into the 150% MRP step.
Serial numbers 6447 and 6452 failed due to
excessive IR leakage. Typical characteristics of
this sample lot's performance were:
1) The mean value for I  changed
1.087mA from an initial mean of 16.4OnA to
a final mean of 1.087mA.
I
2) The mean value for VF changed 69.00mV
from an initial mean of 1.066V to a final
mean of 1.135V.
The control units for this sample lot remained
constant throughout the entire Group I Testing.
	
3.1.3	 Statistical Summary - Group I. Table 4 outlines
I the results of Group I - Power Stress Process for
each of the electrical parameters and all
I
measurement points for both Semtech and Micro
Semiconductor.
I 3.2 GLOUp II - Temperature Stress I
I 3.2.1	 Semtech. The Semtech sample lot completed 640
hours of Group II 'Testing before being stopped
I	 because 50% of lot had failed. At 160 hours into
the 750C-temperature step, serial number 6397 was
I
missing from the test lot. The first failures
4
ti-
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occurred 1.60 hours Jnto the 1250C-temperature
i	 step. Serial numbers 6423 and 6425 failed due to
excessive I  leakage. The last failures occurred
I	 160 hours into the 1.50 0C-temperature step. Serial
numberes 6421, 6422, 6424, 6426, 6427 and 6428
failed due to excessive I 	 leakage. Typical
Icharacteristics of this sample lot's performance
were:
1) The mean value for I  changed
4.61lmA from an initial mean of 82.34nA to
I
a final mean of 4.611mA.
2) The mean value for VF changed
I	 8.000mV from an initial mean of 1.174V to
a final mean of 1.166V.
The control units for this sample lot remained
Iconstant throughout the entire Group II Testing.
I
3.2.2	 Micro Semiconductor. The MSC sample lot completed
800 hours of Group II Testing before being stopped
I
because more than 50% of the lot failed. The first
failure occurred 150 hours into the 125 0C-tempera-
ture step. Serial number 6468 failed due to
excessive I  leakage. The next failures occurred
160 hours into the 150 ID step. Serial
inumber 6461 was removed as a visual catastrophic
failure. (See Note B on Table 8 - Step Stress
Catastrophic Failure Summary.) Serial num-
bers 6470, 6471 and 6474 failed because of
I
excessive I  leakage. The last failures occurred
160 hours into the 175 0C-temperature step. Serial
numbers 6459, 6465, 6467 and 6475 failed due to
excessive I 	 leakage. Serial number 6463 was
removed as a visual catastrophic failure. (See
i
Note C, Table 8.) Typical characteristics of this
5
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I sample lot's performan-e were:
1) The mean value for I  changed
I268.4uA from an initial mean of 43.3OnA to
a final mean of 268.4^,A.
i2) The mean value for VF changed 25.00mV
from an initial mean of 1.084V to a final
mean of 1.109V.
The control units for this sample lot remained
constant throughout the entire Group II Testing.
Table 5 of this
of Group II -
for each of the
the measurement
mtech and Micro
3.2.3 Statistical Summary - Group II.
report outlines the results
Temperature Stress I Testing,
electrical parameters and all of
points pertaining to both Se
Semiconductor.
I
3.3	 Group III - Temperature Stress II
3.3.1 Semtech. The Semtech sample lot completed 32 hours
of Group III Testing at which time 50% of the lot
had failed. The lot continued processing another
I16 hours with no additional failures. The first
failures occurred 16 hours into the 150 00-tempera-
ture step. Serial numbers 6431, 6433, 6434, 6435
and 6436 failed due to excessive I  leakage.
Typical characteristics of this sample lot's
performance were:
I	 1) The mean value for I  changed
4.995mA from an initial mean of 81.10nA
to a final mean of 4.995mA.
I2) The mean value for VF changed 10.00mV
from an initial mean of 1.168V to a final
I
mean of 1.158V.
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3.3.2	 Micro Semiconductor. 'the MSC sample lot completed
I 64 hours of Group 1II Testing before it was
stopped with seven catastrophic failures. The
first failures occurred 16 hours into theI 200 0 C-temperature step. Serial numbers 6475
and 6483 failed due to excessive I  leakage. The
last failures occurred 16 hours into the
22500-temperature step. Serial numbers 6477, 6484,
I
6488 and 6490 failed due to excessive I  leakage.
Serial number 6488 was removed as a visual
I catastrophic reject. (See Note C, Table 8.)
Typical characteristics of this sample lot's
performance were:I 1) The mean value for I  changed
1.579mA from an initial mean of 43.33nAI to a final mean of 1.579mA.
2) The mean value for VF changed
12.00mV from an initial mean of 1.073V
to a final mean of 1.061V.
I	 The control units for this sample lot remained
constant throughout the entire Group III Testing.I 3. 3.3	 Statistical Summary - Group III. Table 6 outlines
the results of Group III - Temperature Stress III Testing, for each of the electrical parameters and
all of the measurement points for both Semtech and
I	 Micro Semiconductor.
4.0	 FINAL DATA SUMMARY
Table 7 statistically summarizes the change in the
mean value from the zero-hour data to the final
idata. The graphs of Figures 2 and 4 plot the
cumulative percent failures versus the temperatureI stress level for Group II - Temperature Stress I,
7
,9
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and Group III - Temperature Stress II. The graphs
of Figures 3 and 5 plot the time step for Group II
(160 fours) and Group III (16 hours) versus the
temperatures T  and T 2 calculated from Figures 2
Iand 4. Tables 8 and 9 summarize the failures
encountered for all three stress groups. The
failures are separated into two categories:
catastrophic failure!; in Table 8 and parametric
I
failures in Table 9 The data from 'fable 8 were
used as a source for the graphs in Figures 2
and 4. Figures 2 and 4 were used as a source for
the graphs in Figures 3 and 5, respectively.
,junction temperature is plotted on an inverse
Ihyperbolic scale.
I	 5.0	 CONCLUSIONS
All three tests proved to be detrimental to the
diodes from both Semtech and Micro Semiconductor.
All six sample lots were halted before the testing
process had been completed. however, in each case
the MSC proceeded longer than the Semtech lot.
IThe failure mode of the three Semtech lots was
excessive reverse bias leakage. Failure analysis
revealed this to be due to the development of
excessive conductivity in the external paint. When
the conductivity of the paint was interrupted by
sanding, the reverse leakage fell to acceptable
Ilevels.
f	
The MSC Group I diodes also had a failure mode of
I	 excessive I  leakage. Failure analysis showed that
this was caused by damaged silicon induced by the
Istress test. The analyzed diodes still snow a
^	 I
t
8
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t
characteristic forward breakdown curve, indicating
that they are not totally destroyed, but have
resistive pathways (damage sites) in parallel with
the junctions.
I
The failure modes in Group II and III Testing of
IMSC were loss of leads due to the melting of
connecting metal and cracked and broken glass. The
I
excessive glass breakage is due to residual glass
strain which was not annealed out. The strain can
be seen under polorized light.
A plot showing cumulative failure distribution for
IGroups II and III was drawn for the Micro
Semiconductor sample lot (Figures 4 and 5), but
Idue to an absence of main Group III failure
points, only Group II could be completely drawn
for the Semtech sample lot (Figures 2 and 3).
Figures 4 and 5 display the data for the MSC
I	 sample lot used to calculate an activation energy
of 1.13eV.
IA broken circle around a marked point on the graph
indicz^tes a freak failure not calculated as part
Iof the regression line. A solid circle around a
marked point indicates an isolated mean failure
point. The regression line was calculated using
the least squares method.
I
f
9
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I The activation energy was calcu l ated from the formula:
I
8.63	 x 10 -5
	
CV/ oK
t	 l	 1 1
_1^	 =	 r?n t2	 ( T I +273
_ (
1	 l	 1'2 +273	 )
eV
Where:	 t l =	 step	 of	 Group	 II -	 Temp Stress	 I =	 160	 hrs.
It2 =	 step	 of	 Group	 III -	 Temp Stress 11	 =	 16	 hrs.
T 1 =	 temperature
	 in 0 	 of	 16' failure for	 Group	 II.
T 2
I
=	 temperature
	 in 0  of	 16 failure for	 Group	 III.
NOTE:
* Conditions for failure:
	
A)	 Open or short
	
IB)	 Leakage exceeds the maximum limit by 100 times
	
C)	 Other parameters exceed MIL limits by 50% or more.
10
N = 16
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I
I
SWITCHING DIODES
R 1 = 1V/ I + 1%
Pd = IE
FIGURE 1
Power/Temperature Stress Circuit
for JANiX1N5622
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TA'k)JE 1
I
TEST FI.'`W DIAGRAM
INITIAL
ELEURICAL
TESTS
Per Table 2
Temperature Step
	
Temperature Step
Non-Operating	 Power Stress
	 Stress I	 Stress II
Control Group	 TA = 25oC
	 100 Percent MRP	 100 Percent MRP
	
Note 3	 Note 4
r .	 I
I
I
	
0.50 MRP 
	 0
	
500 Hours	 TA = 75
0 C 	 TA = 150 C
Note 1	 t = 160 Hours	 t = 16 Hours
	
50.0Hours
	
I	 TA = 100 o C	 TA = 175°C
Note 1	 t = 160 Hours	 t = 16 Hours
	
1.25 MRP	 TA = 125°C
	
TA
Note 2	
= 2000C
500 Hours
_^	 t = 160 Hours
	
t = 16 Hours
	
1.5 MRP 	 - -^L_^
	500 Hours	 25oC Steps
	 25oC Steps
Note 2
	
1.75 MRP	 TA = 300 0 C	 TA = 3000C
500 Hours
t = 160 Hours	 t = 16 Hours
Note 2
-Quantity per manufacturer (5emtech and Micro Semiconductor)
NOTES:
1) Electrical measurements per Table 2 were made at 50, 150, 250 and 500 hours.
2) Electrical measurements per Table 2 were made at 10, 25, 50, 150, 250 and 500 hours.
3) Electrical measurements per Table 2 were made at the end of each 160 hours.
4) Electrical measurements per Table 2 were made at the end of each 16 hours.
16
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TAB I ,:;	 2
PARAMETERS AND 'PEST CONDITIONS
PARAMETER CONDITIONS
SPEC.	 LIMIT CAT.	 LIMIT
UNITSMIN MAX MIN MAX
IR v  = 1000V - .5 50 uA
V F IF = 3.OA (Pulsed) 0.8 1.3 0.4 1.95 V(PK)
NOTES:
1/	 In addition,	 any open or short shall be considered catastrophic.
TA3LE 3
POWER STRESS BURN-IN CONDITIONS
^, I
^I
;I
VF =	 1V
I F Percent PD
0.6A 50
1.2A 100
1.5A 125
1.8A 150
2.1A 175
17
104IPA	 JANTX1N5622
NOTE
FOR TABLES
4 THROUGH 7
The minimum/maximum initial and final
data generally have an absolute accuracy
of +1% of the reading and + one digit
except for reaaings greater than 9.99mA
which have an absolute accuracy of +2%
of the reading and + one digit. The data
also have a resolution for four digits.
The standard deviations, means, delta
means, and average means are, therefore,
valid indicators of trends over time and
temperature, exc , ^r ting the minor
statistical computer error of supplying
a constant number of significant digits.
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APPENDIX A
FAILURE ANALYSIS
POWER STRESS
I
•r^
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FAILURE ANIILYSIS
Date	 18 December 1978
J/N 2CN242-26A	 PIN	 1N5622	 MFR SFMTECH
Cat.	 Limit:	 Cat.	 Limits:
50tiA Max.	 0.4-1.95 V.
PIV I 	 @ VF @ INITIAL INITIAL
SIN -volts0 REJ. AT TEST REJ. FOR:1000 V. do 3.OA	 do SEQUENCE NO.:
6417 R >2.OmA 1.14 27	 (125% MRP IR
Paint 1250 Hrs.;
ff: >1100 100-A
6418 R >2.OmA 1.22 25	 (125% MRP IR
Paint 1150 Hrs.)
ff: >1100 100nA
I
R 1.4mA 1.21 27	 (125% MRP IR
F
6420
aint 1250 Hrs.)
bff: >1100 100nA
VISUAL INSPECTION
IThere are no significant visual defects on these Semtech diodes 	 (see Figure A-1).
CONCLUSION
IThese Semtech diodes failed I 	 because of conductivie external	 paint.	 They became
entirely acceptable when the continuity of the paint was broken by sanding a gap in the
paint all around the diodes.	 (See measurements above.)
I
I
OF
I*h FE trace present.	 Cannot meet stated test conditions.	 (Leaky)
** h
 FE trace very leaky.
ID=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
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FAILURE AVALYSIS
Date
	 18 December 1978
J/N	 2CN242-26A	 P/N	 1N5622	 MFR MICRO SEMIC	 CTOR
Cat.	 Limit:	 Cat.	 Limits:
50 A Max.	 0.4-1.95V
PIV
I 
	 @ VF @ INITIAL INITIAL
SIN
-volts- REJ. AT TEST REJ. FOR:1000 V. do 3.0 A	 do SEQUENCE NO.
6443 R >2.OmA --- 29	 (125% MRP IR
1500 Hrs.)
6449 800 --> R >2.OmA 1.10 29	 (125% MRP IR
SNAP 1500 Hrs.)
6452 R >2.OmA 1.80 33	 (150% MRP
I 
1525 Hrs.)
VISUAL INSPECTION
All three Micro Semiconductor diodes were cracked. 	 S/N 6443 had a large chip out at one
end,	 and two cracks.	 It fell apart while being handled (see Figures A-2, A-3 and A-4).
CONCLUSION
These Micro Semiconductor diodes failed I 	 because of silicon damage induced by the MSFC
test.	 The diodes still have a characteristic forward breakdown curve,	 indicating that
they are not totally destroyed, but have resistive pathways (damage sites)	 in parallel
with the junction.
* h FE trace present. Cannot meet stated test conditions.	 (Leaky)
** h FE trace very leaky.
-	 - - - - - - - - - - - - - - - -- - - - - - - - - - - - - - - - -	 -
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
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FIGURE. A-]
S/N 6417, Typical Semtech Diode, 13X.
The white ring results from the removal of paint to
test the sample without the leakage caused by the paint.
FIGURE. A-2	 .^
S/N 6443, Micro semiconductor Diode, 10X.	 UR`'
The existing cracks propagated during;	 ^F ^
normal handling and the diode fell apart.
2.9
rJANTXlNS622^^eAa
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Gl^	
.
riGURF, n - 3
S/N 6449, Typical Micro Semiconductor Sample
Showing Cracked Glass. 1^...
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FAILURE ANALYSIS
Date	 18 December 1978
J/N	 2CN242-26B
I
P/N	 1N5622 MFR SEMTECH
j Cat.	 Limit: Cat.	 Limits:
50PA Max. 0.4-1.95V
PIV 1R @ VF @
SIN -vos-lt
INITIAL
REJ. AT TEST
INITIAL
REJ. FOR:1000 V.dc 3.0 A	 doI
SEQUENCE NO.:
16421 R >2.OmA 1.24 09	 (1500 C IR
Paint 640 Hrs.)
toff: 1100 <100nA
6423 1100 R 80PA 1.24 07	 (1250 C IR
Paint 480 Hrs.)
off: 1100 100nA
6425 1100 R 630wA 1.20 07	 (1250 C IR
Paint 1100 100nA 480 Hrs.)
off:
VISUAL INSPECTION
There were no visual defects on these Semtech samples other than a slight darkening of
the external leads (see Figure B-1).
* hFE trace present. Cannot meet stated test conditions.	 (Leaky)
* * h FE trace very leaky.
- - -- - -
- - - - - - - - - - - - - - -
- - - -- - - - - - - - - - -
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
z^
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FAILURE ANALYSIS
Date	 18 December 1978
J/N	 2CN242 - 26B	 1N5622	 MFR
I
MICRO SEMICONDUCTOR
Cat.	 Limit:	 Cat.	 Limits:
50oA Max.	 0.4-1.95 V
r
I VF @
INITIAL INITIAL
SIN -volts0 REJ. AT TEST REJ. FOR:
1000 V.dc 3.0 A do SEQUENCE NO.:
16463 1100 10uA --- 11	 (1750 C Lead off
800 Hrs.)
' 6468 --- --- --- 09	 (150oC Broken glass
640 Hrs.) and die.
6470 --- - - --- 09	 (150o C Broken glass
640 Hrs.) and die.
I
I
VISUAL INSPECTION
I	 S/N 6468 came apart at the cathode external connecting metal joint.	 S/N 6468 and 6470
have broken glass,	 and their semiconductor dice have split leaving a portion on each
heat sink (see Figure B-2).
*h FE trace present. Cannot meet stated test conditions.	 (Leaky)
**h FE trace very leaky.
- -	 - - - - - - -
- - - - - - - - - - - - - - -
- - - - - - - - -	 - -
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
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FIGURE B-]
S/N 6425, Typical Semtech Diode After Scraping
Off a Band of External Faint, 11X.
y
i
^	 r
4
i
I	 ^;
FlCURf, 11-2
S/N 6468, Typical Broken Glass and Die of
Micro Semiconductor Diodes, 13X.
I
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CONCLUSIONS
Semtech The Semtech diodes failed due to the
Idevelooment of excessive conductivity in the
external paint. When this paint was removed in a
I
band around the diode, the electrical measurements
became acceptable, proving that the leakage was
I	 all in the paint.
Micro Semiconductor These diodes proved to be
unable to resist the high temperature of the MSFC
stress test. Failures resulted from melted metal
on SIN 6463 and cracked glass due to excessive
I	 heat on SIN 6468 and 6470.
11
34
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ArPENDIX C
FAILURE ANALYSIS
TEMPERATURE STRESS II
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FAILURE ANALYSIS
Date	 4 May 1978j1- PIN pIN	 1N5622	 MFR SEMTECH
Max.	 Lim.
0.51jA
	
0.8	 -	 1.3	 V
PIV
I 	 @ VF @ INITIAL INITIALSIN -volts- REJ. AT TEST REJ. FOR:
taken 1000 V.dc 3.0 A do SEQUENCE NO.:
rom
O1 shorted shorted	 (R) 1.16V 03 IR, CAT
* 1200 100nA ---
02 shorted s'-orted	 (R) 1.24V 03 IR, CAT
* 1280 75 nA ---
03 shorted shorted	 (R) 1.20 03 IR, CAT
* 1380 75 nA --
INTERNAL VISUAL INSPECTION
No visual anomalies were present. The paint and markings looked intact as the parts were
received for analysis.
PAINT RESIST111TY TEST
The external pains was tested across a diameter of the diode with an ohm meter, with the
following results:
S/N OHMS AS RECc1VED	 OHMS AFTER PAINT REMOVAL
O1 48K	 >20 meg
02 36K	 >20 meg
03 43K	 >20 meg
* These readings were taken after interrupting the paint conductive path.
*h FE trace present. Cannot meet stated test conditions. (Leaky)
**h FE trace very leaky.
ID=drift H =hysteresis Inv=inversion R=resistive S=soft Uns=unstable
-A
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FAILURE ANALYSIS
Date
	 4 May 1978
J, N	 2CN242-26C	 P ^N	 1N5622	 ^y FRr MICRO SEMICONDUCTOR
Max.	 =	 0.5uA	 Lim.=0.8-1.3V
PIV I 	 @ VF @ INI.TIAL INITIAL
S/N -volts- REJ. AT TEST REJ. FOR:1000 V.dc 3.0 A do SEQUENCE NO.:
04*
I
9.0-r210(uns) >20 mA 1.24 10 IR, CAT
6483
i
i
(R)	 158 >20 mA 1.24 03 1 R CAT
6488 broken - can of measure 09 1 R visual
i
INTERNAL VISUAL INSPECTION
IS/N 04 and 6483 have cracked glass and S/N 6488 has broken glass (see Figures C-2 and C-3).
i
I
I*. S/N 04 taken from 6477, 	 -84,	 -90
*h FE trace present. Cannot meet stated test conditions.	 (Leaky)
**h FE trace very leaky.
iD=drift H=hysteresis	 Inv=inversion R=resistive S=soft Uns=unstable
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FIGURE C-1
S/N 02, Interruption of Paint Conductive
Path by Abrasive Paper, Semtech, 10X.
FTCURE C-2
S/N 04, Micro Semiconductor, 11X.
Arrow Indicates Cracked Class.
w
G^
l	 38
FICURF C-3
S/N 6488, Semtech, 10X.
Broken glass and die.
.t
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CONCLUSIONS
Semtech These samples failed the reverse bias
Ileakage test because of conductive external paint.
When the continuity of the paint was interrupted
I
by means of sandpaper the reverse leakages fell to
acceptable levels (see Figure 1).
I Micro Semiconductor Five of the sixteen samples of
this subgroup have cracked or broken glass and one
has a missing lead at the connecting metal joint.
The loss of the lead is due to the low melting
Ipoint of the bonding metal. The excessive glass
breakage is due to residual glass strain which was
I
not annealed out. The strain can be seen under
polarized light.
In addition to the cracked glass, SIN 04 and 6483
have damaged junctions. SIN 04 has an initial
breakdown at 9 volts and a second very unstable
breakdown at 210 volts, which is reached at a
Icurrent of 20mA. SIN 6483 has a breakdown of
158 volts, whic,. ► is reached at 20mA. The curve
I
trace is resistive throughout. Moisture entering
through the cracked glass was eliminated as a
I
cause of the leakage of SIN 6483 since at 1250C
bake did not change the curve trace. Therefore,
I	 the damage must be considered as power induced.
The same is true of SIN 04.
40
